DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

Circuit and Method for Protecting 1-Hot and 2-Hot Vector Tags In a Cache In High Performance Microprocessors

the specification of which is attached hereto unless the following is entered:

was filed on	as United States Application Number or PCT International Application Number	and was amended on (if applicable)
December 29, 2000	09/750,094	

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56.

PRIOR FOREIGN APPLICATION(S)

I hereby claim foreign priority benefits under 35 USC §119(a-d) or §365(b) of any foreign application(s) for patent or inventor's certificate, or §365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application(s) for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed:

Application Number	Country	Filing Date (day/month/year)	Priority Not Claimed

PROVISIONAL APPLICATION(S)

I hereby claim the benefit under 35 USC §119(e) of any United States provisional application(s) listed below:

Application Number	Filing Date

PRIOR UNITED STATES APPLICATION(S)

I hereby claim the benefit under 35 USC §120 of any United States application(s), or §365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 USC §112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

Application Number	Filing Date	Status (patented, pending, abandoned)
		,

POWER OF ATTORNEY

I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith:

John C. Altmiller (Reg. No. 25,951); Shawn W. O'Dowd (Reg. No. 34,687); Robert L. Hails, Jr. (Reg. No. 39,702) of KENYON & KENYON with offices located at 1500 "K" Street NW, Suite 700, Washington, DC, 20005-1257, telephone (202) 220-4200, and at 333 W. San Carlos Street, Suite 600, San Jose, CA, 95110-2711, telephone (408) 975-7500;

and Alan K. Aldous (#31,905); R. Edward Brake (#37,784); Ben Burge (#42,372); Jeffrey S. Draeger (#41,000); Cynthia Thomas Faatz (#39,973); John N. Greaves (#40,362); Seth Z. Kalson (#40,670); David J. Kaplan (#41,105); Peter Lam (#44,855); Charles A. Mirho (#41,199); Leo V. Novakoski (#37,198); Thomas C. Reynolds (#32,488); Kenneth M. Seddon (#43,105); Mark Seeley (#32,299); Steven P. Skabrat (#36,279); Howard A. Skaist (#36,008); Gene I, Su (#45,140); Calvin E. Wells (#43,256); Raymond J. Werner (#34,752); Robert G. Winkle (#37,474); and Charles K. Young (#39,435) of INTEL CORPORATION.

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (Cont.)

Direct telephone calls to:

JOHN C. ALTMILLER (202) 220-4200 Send correspondence to:

KENYON & KENYON 1500 K STREET, N.W., SUITE 700 Washington, D.C. 20005-1257

I hereby declare that all statements made herein of my own knowledge are true and all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under §1001 of Title 18 of the United States Code and that such willful statements may jeopardize the validity of the application or any patent issuing thereon.

Full name of first or sole inventor	Last Name Quach	First Name Nhon	Middle Name
Residence	City	State or Country	Country of Citizenship
	San Jose	California	USA
Post Office Address	Street	City	State or Country & Zip Code
	6522 Pfeiffer Ranch Road	San Jose	California 95120
Signature 3	Nhoy Quel	Date 10 3/28/0	1

N.a.

N.Q.

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (Cont.)

Direct telephone calls to:

JOHN C. ALTMILLER (202) 220-4200 Send correspondence to:

KENYON & KENYON 1500 K STREET, N.W., SUITE 700 Washington, D.C. 20005-1257

Full name of first or sole inventor	Last Name Crawford	First Name John	Middle Name
Residence	City	State or Country	Country of Citizenship
	Los Gatos	California	USA
Post Office Address	Street	City	State or Country & Zip Code
	15300 Winchester Blvd. #10	Los Gatos	California 95030
Signature Municipal Control of the C	hful	Date 3 · 29 · .	20VI

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (Cont.)

Direct telephone calls to:

JOHN C. ALTMILLER (202) 220-4200 Send correspondence to:

KENYON & KENYON 1500 K STREET, N.W., SUITE 700 Washington, D.C. 20005-1257

Full name of first or sole inventor	Last Name	First Name	Middle Name
	Mathews	Greg	S.
Residence	City	State or Country	Country of Citizenship
	Santa Clara	California	USA
Post Office Address	Street	City	State or Country & Zip Code
	3655 Pruneridge Ave., Apt. 97	Santa Clara	California 95051
Signature Pregrys	Matheurs	Date 3/28/0/	

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (Cont.)

Direct telephone calls to:

JOHN C. ALTMILLER (202) 220-4200 Send correspondence to:

KENYON & KENYON 1500 K STREET, N.W., SUITE 700 Washington, D.C. 20005-1257

Full name of first or sole inventor	Last Name Grochowski	First Name Edward	Middle Name
Residence	City	State or Country	Country of Citizenship
	San Jose	California	USA
Post Office Address	Street	City	State or Country & Zip Code
	5565 Yale Drive	San Jose	California 95118
Signature Glucov	F Sulvi	Date 3-30-0	

DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION (Cont.)

Direct telephone calls to:

JOHN C. ALTMILLER (202) 220-4200 Send correspondence to:

KENYON & KENYON 1500 K STREET, N.W., SUITE 700 Washington, D.C. 20005-1257

Full name of first or sole inventor	Last Name Kosaraju	First Name Chakravarthy	Middle Name
Residence	City Sunnyvale	State or Country California	Country of Citizenship
Post Office Address	Street 1083 Rembrandt Drive	City Sunnyvale	State or Country & Zip Code California 94087
Signature K.s.Ch.	hearty	Date 3/28/2001	

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors

QUACH, N.T., et al.

Serial No.

09/750,094

Filed

December 29, 2000

For

CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND

2-HOT VECTOR TAGS IN HIGH PERFORMANCE

MICROPROCESSORS

Group Art Unit

2186

Examiner

J. LANE

Commissioner of Patents Washington D.C. 20231

DECLARATION PURSUANT TO 37 C.F.R. 1.131

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, hereby declare the following:

- 1. We are the joint inventors of the subject matter claimed in U.S. Patent Application Serial No. 09/750,094, filed December 29, 2000 and entitled "CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND 2-HOT VECTOR TAGS IN HIGH PERFORMANCE MICROPROCESSORS."
- 2. The invention described and claimed in the present application was conceived prior to December 28, 2000. Evidence of this fact is shown in the invention disclosure form attached as Exhibit A hereto, which was prepared and submitted to our employer at the time of the disclosure, Intel Corporation, prior to December 28, 2000.

3. We exercised diligence in constructively reducing the claimed invention to practice from at least a time prior to December 28, 2000 continuously up to December 29, 2000, the date on which the above-cited non-provisional patent application was filed. During that time, we provided information to patent counsel for preparation of the application, and reviewed/revised drafts of the application that was filed on December 29, 2000.

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, acknowledge that willful false statements and the like are punishable by fine or imprisonment, or both (18 U.S.C. § 1001) and may jeopardize the validity of the above-cited non-provisional patent application or any patent issuing thereon. Likewise, we declare under penalty of perjury that the above statements are true and correct to the best of our knowledge, information, and belief.

	Respectfully submitted,
Dated: 11/5/2002	Nhon T. Quach
Dated:	John H. Crawford
	Joilli H. Crawlord
Dated:	
	Gregory S. Mathews
Dated:	
	Edward Grochowski
Dated:	
	Chakravarthy Kosaraju
DC01 425143 v1	Page 2 of 2

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors

QUACH, N.T., et al.

Serial No.

09/750.094

Filed

December 29, 2000

For

CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND

2-HOT VECTOR TAGS IN HIGH PERFORMANCE

MICROPROCESSORS

Group Art Unit

2186

Examiner

J. LANE

Commissioner of Patents Washington D.C. 20231

DECLARATION PURSUANT TO 37 C.F.R. 1.131

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, hereby declare the following:

- 1. We are the joint inventors of the subject matter claimed in U.S. Patent Application Serial No. 09/750,094, filed December 29, 2000 and entitled "CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND 2-HOT VECTOR TAGS IN HIGH PERFORMANCE MICROPROCESSORS."
- 2. The invention described and claimed in the present application was conceived prior to December 28, 2000. Evidence of this fact is shown in the invention disclosure form attached as Exhibit A hereto, which was prepared and submitted to our employer at the time of the disclosure, Intel Corporation, prior to December 28, 2000.

3. We exercised diligence in constructively reducing the claimed invention to practice from at least a time prior to December 28, 2000 continuously up to December 29, 2000, the date on which the above-cited non-provisional patent application was filed. During that time, we provided information to patent counsel for preparation of the application, and reviewed/revised drafts of the application that was filed on December 29, 2000.

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, acknowledge that willful false statements and the like are punishable by fine or imprisonment, or both (18 U.S.C. § 1001) and may jeopardize the validity of the above-cited non-provisional patent application or any patent issuing thereon. Likewise, we declare under penalty of perjury that the above statements are true and correct to the best of our knowledge, information, and belief.

Respectfully submitted,

Dated:	Nhan T. Ousah
Dated: 1 14 2002	Nhon T. Quach Sohn H. Crawford
Dated:	Gregory S. Mathews
Dated:	Edward Grochowski
Dated:	Chakravarthy Kosaraju

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors

QUACH, N.T., et al.

Serial No.

09/750,094

Filed

December 29, 2000

For

CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND

2-HOT VECTOR TAGS IN HIGH PERFORMANCE

MICROPROCESSORS

Group Art Unit

2186

Examiner

J. LANE

Commissioner of Patents Washington D.C. 20231

DECLARATION PURSUANT TO 37 C.F.R. 1.131

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, hereby declare the following:

- 1. We are the joint inventors of the subject matter claimed in U.S. Patent Application Serial No. 09/750,094, filed December 29, 2000 and entitled "CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND 2-HOT VECTOR TAGS IN HIGH PERFORMANCE MICROPROCESSORS."
- 2. The invention described and claimed in the present application was conceived prior to December 28, 2000. Evidence of this fact is shown in the invention disclosure form attached as Exhibit A hereto, which was prepared and submitted to our employer at the time of the disclosure, Intel Corporation, prior to December 28, 2000.

3. We exercised diligence in constructively reducing the claimed invention to practice from at least a time prior to December 28, 2000 continuously up to December 29, 2000, the date on which the above-cited non-provisional patent application was filed. During that time, we provided information to patent counsel for preparation of the application, and reviewed/revised drafts of the application that was filed on December 29, 2000.

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, acknowledge that willful false statements and the like are punishable by fine or imprisonment, or both (18 U.S.C. § 1001) and may jeopardize the validity of the above-cited non-provisional patent application or any patent issuing thereon. Likewise, we declare under penalty of perjury that the above statements are true and correct to the best of our knowledge, information, and belief.

	Respectfully submitted,
Dated:	Nhon T. Quach
Dated:	John H. Crawford
Dated: <u>II/8/oz</u>	Gregory'S Mathews
Dated:	Edward Grochowski
Dated:	Chakravarthy Kosaraju

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors

QUACH, N.T., et al.

Serial No.

09/750,094

Filed

December 29, 2000

For

CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND

2-HOT VECTOR TAGS IN HIGH PERFORMANCE

MICROPROCESSORS

Group Art Unit

2186

Examiner

J. LANE

Commissioner of Patents Washington D.C. 20231

DECLARATION PURSUANT TO 37 C.F.R. 1.131

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, hereby declare the following:

- 1. We are the joint inventors of the subject matter claimed in U.S. Patent Application Serial No. 09/750,094, filed December 29, 2000 and entitled "CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND 2-HOT VECTOR TAGS IN HIGH PERFORMANCE MICROPROCESSORS."
- 2. The invention described and claimed in the present application was conceived prior to December 28, 2000. Evidence of this fact is shown in the invention disclosure form attached as Exhibit A hereto, which was prepared and submitted to our employer at the time of the disclosure, Intel Corporation, prior to December 28, 2000.

We exercised diligence in constructively reducing the claimed invention to practice from at least a time prior to December 28, 2000 continuously up to December 29, 2000, the date on which the above-cited non-provisional patent application was filed. During that time, we provided information to patent counsel for preparation of the application, and reviewed/revised drafts of the application that was filed on December 29, 2000.

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, acknowledge that willful false statements and the like are punishable by fine or imprisonment, or both (18 U.S.C. § 1001) and may jeopardize the validity of the above-cited non-provisional patent application or any patent issuing thereon. Likewise, we declare under penalty of perjury that the above statements are true and correct to the best of our knowledge, information, and belief.

	Respectfully submitted,
Dated:	Nhon T. Quach
·	Mion 1. Quach
Dated:	John H. Crawford
Dated:	Gregory S. Mathews
Dated: 11-20-02	Edward Grochowski
Dated:	Chakravarthy Kosaraju
DOM 4054404	•

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Inventors

QUACH, N.T., et al.

Serial No.

09/750,094

Filed.

December 29, 2000

For

CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND

2-HOT VECTOR TAGS IN HIGH PERFORMANCE

MICROPROCESSORS

Group Art Unit

2186

Examiner

J. LANE

Commissioner of Patents Washington D.C. 20231

DECLARATION PURSUANT TO 37 C.F.R. 1.131

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, hereby declare the following:

- 1. We are the joint inventors of the subject matter claimed in U.S. Patent Application Serial No. 09/750,094, filed December 29, 2000 and entitled "CIRCUIT AND METHOD FOR PROTECTING 1-HOT AND 2-HOT VECTOR TAGS IN HIGH PERFORMANCE MICROPROCESSORS."
- 2. The invention described and claimed in the present application was conceived prior to December 28, 2000. Evidence of this fact is shown in the invention disclosure form attached as Exhibit A hereto, which was prepared and submitted to our employer at the time of the disclosure, Intel Corporation, prior to December 28, 2000.

3. We exercised diligence in constructively reducing the claimed invention to practice from at least a time prior to December 28, 2000 continuously up to December 29, 2000, the date on which the above-cited non-provisional patent application was filed. During that time, we provided information to patent counsel for preparation of the application, and reviewed/revised drafts of the application that was filed on December 29, 2000.

We, Nhon T. Quach, John H. Crawford, Gregory S. Mathews, Edward Grochowski and Chakravarthy Kosaraju, acknowledge that willful false statements and the like are punishable by fine or imprisonment, or both (18 U.S.C. § 1001) and may jeopardize the validity of the above-cited non-provisional patent application or any patent issuing thereon. Likewise, we declare under penalty of perjury that the above statements are true and correct to the best of our knowledge, information, and belief.

	Respectfully submitted,
Dated:	Nhon T. Quach
Dated:	
	John H. Crawford
Dated:	Gregory S. Mathews
Dated:	Edward Grochowski
Dated:	J. S. Chohravan
	Chakravarthy Kosaraju

DC01 425143 v1

IDEA Invention Comm. Sclosure Form 13/06 COMM. MPG

D. simon SC4-203 Department

Complete and return to: or Hewlett-Packard: Intellectual Prop. Legal

		,	Inventor(s	s)			
Full Name:	Nhon Quach			Social Secu	rity No.: 58	6-14-9378	
Residence Address:	6522 Pfeiffer Ranch R	d					
Mailing Address:							
Home Phone: (408)	and the second s	ork Phone:	765-6048	M	ailstop:	SC12-304	
Employee No.: 10077			U.S		upervisor:	Mulder, Hans_	
Employer: <u>Intel</u>	Bu	ısiness Group:	MPG	•	ivision/Lab:	MPG	•
-		·					
Signature:				D	ate:		·
Please provide this	same information — a	III of it — for e	each addition	al inventor, on	additional p	ages as needed.	
Tiller Assales de se			Invention				• •
Title: Methods for	or protecting 1-hot vector	r tags in a cac	he in high perf	ormance microp	rocessors		
			÷				,
Cluster:	Unit:	· · · · · · · · · · · · · · · · · · ·			· · · · · · · · · · · · · · · · · · ·		
Invent d as Part of:	IAX P7 EM Merc		7	EAS/MAS/etc			<u> </u>
mivem das ranto.	LIMI MAIC	ed EM H1	other	(circle	e one)	•	
4) the techn	ntial or basic elements ological or marketing of the invention —har	advantage of	the invention	- why is it gr	eat? why ar	re we excited?	· .
•				ercialization			•
Has your invention be Describe/Da	een published or desc te:	ribed outside	IDEA/Intel/H	P or will it be s	oon? Y N	Was an NDA	used? Y N
	ny past, present, or fu te:	iture IDEA/Int	el/HP produc	t or planned to	be? Y N		<u> </u>
Has your invention be Describe/Da	een used in any IDEA te:	/Intel/HP prod	luct that has l	been sold or o	ifered for sa	ale or will be soon	? Y N
•				-			
• .		Super	visor's App	proval			
I have read this discl required to get a pate	osure, approve of my ent on the invention, a	inventors wo	rking on the i	invention sunr	oort them in aid.	investing the tim	e and effor
Ha . 141	Ilder sign	•					
Name: Hans W	Sign	nature:	W,	//	_ Date:		
	·						
		ipal Archite			.•		• .
	(will be complete			al Architect aft	er submissi	on)	•
EM Architectural? Y	N Category	: T X P Q	Com	ments:	<u> </u>	·····	
•							 ·.

Additional Inv ntor(s) Full Name: John Crawford Social Security No.: ___ Residence Address: Mailing Address: Hom Phone: Work Phone: Mailstop: Employee No.: 100/3000 Citizenship: Supervisor: Employer: Intel or HP (circle) Business Group: Division/Lab: Signature: Date: Foll Name: Greg Mathews___ Social Security No.: Residence Address: ___ Mailing Address: Home Phone: Work Phone: Mailstop: Employee No.: 10048292 Citizenship: Supervisor: Employer: Intel or HP (circle) Business Group: Division/Lab: Signature: Date: Full Name: Edward Grochowski____ Social Security No.: Residence Address: _ Mailing Address: Home Phone: Work Phone: Mailstop: Employee No.: 10045808 Citizenship: Supervisor: Employer: Intel or HP (circle) Business Group: Division/Lab: Signature: Date: Full Name: Kosaraju, Chakravarthy Social Security No.: 230-49-9594 Residence Address: 1083 Rembrandt Dr, Sunnyvale, CA-94087__ Mailing Address: 1083 Rembrandt Dr., Sunnyvale, CA-94087 Home Phone: 408-733-2950_____ Work Phone: 408-765-4812____ Mailstop: SC12-502 Employee No.: 10056114 Citizenship: India Supervisor: Nimish Modi____ Employer: Intel (circle) Business Group: MPG Division/Lab: IPD Signature:

Residence Address:

Intel or HP (circle)

Work Phone:

Business Group:

Citizenship:

Full Name:

Mailing Address:
Home Phone:

Employee No.: _

Employer:

Signature:

Social Security No.: ___

Mailstop:

Date:

Supervisor:

Division/Lab:

COMPLETE AND RETURN FOR ATEL PATENT DATABASE GROUP WITHING DA Date Opened: Return File To: K&K TO BE FILED BY K&K Matter #: P8686 Intel Grp Atty: LVN/INTEL Work Atty: K&K TYPE OF INTEL PATENT APPLICATION FILE *Patent: Utility ☐ Design □ Reexam ☐ Reissue ☐ Continuation (C) ☐ CIP (X) ☐ Divisional (D) Title of File: METHODS FOR PROTECTING 1-HOT VECTOR TAGS IN A CACHE IN HIGH PERFORMANCE **MICROPROCESSORS** INTEL DISCLOSURE AND FOREIGN FILING INFORMATION *Disclosure number(s): 13106 *Product/Process: Intel Committee: ARCHITECTURE Intel Group: Intel Division: MPG NONE Foreign Filing: NEED Fast Track? NO Countries: Notes: ABSTRACT CODES (Check One or More) PROCESS (C1) Buses Imput/Output Devices (C5B) (C5C) (C5D) General Circuit (C14)_N or P MÒS Protocol/CPU Interfacing (C1A) Periperals ROM (C1B) (C1C) (C1D) (C15) Equipment Adder/Multiplier Units (C16) (C17) (C18) (C19) CMOS Numeric (CSE) Timing Clocks Video/Graphics (C5F) Power/Regulation Flash (C1E) Cache/memory Hierachy/ (C5G) Networks GaAs and SOS (C1F) Memory/Virtual Memory PLD (C20) Circuit element (C1G) Memory Management/ Protection/Addressing (C5H) Compression/Decompression (C21) Isolation/Insulation (C1H) Video/Graphics/Audio (C22) **BICMOS** (C1I) (C1J) Instruction/Inst. Decoding/ (C5I) Algorithm System (C22A) Analysis/Testing Microcoding/Sequencing/ Microprogrammed Control (C22B Etching/Planarization (C1K) Sensor Optics (C22C) Pipeline/Paratlelism Clocking/Clock Generation/ Clock Multiplication Metal (C1L) (C22D) Poly silicon (C1M) (C5K) (C22E) (C22F) Passivation (C1N) Display Masking/Resist (C10) Addressing/Addressing (C5L) __ Graphics Device Test Equipment (C22G) Deposition (C1P) Modes (C23)_Implantation DRAMs (C2) (C1Q) Vector Processing (C5M) Video Teleconfer (C24) Registers/Files/Sta (C5N) Communication Sense amp (C2A) Multiprocessing/Dual Initialization/Testing/ (C5O) Software (C26) SRAMs (C3) (CSP) (C26A) Sense amp (C3A) Debugging Audio EPROMS (C4) Program/Program Control/ Interrupt/Status/Faults (C5Q) Complie (C26C P-channe **Operating System** (C26D) _N-channel (C4B) (C4C) Exceptions **Drivers** (C26E) __Flash RISC Other (C26F) EE (C4D) Redundance TAL (C27) (C5S) Sense amp (C4E) (C4F) SYSTEMS (C6) Internet/W/WW Applications (C27A) Solid-State disk Bus Java Applics. User Interfaces Consumer (C278) (C27C) Flash Card (PCMCIA) (C4G) Supercomputers (parallel (C6B) (C4H) (C4I) (C4J) Multibit Cell multiprocessors) Appliances Portable Computing (C27D) Redundancy Compilers (C6C) (C27E) _Blocking _Test Equipment (ICE) (C6D) Compilers (C28) Write Automation (C41Q BIOS Java Compile (C28A) _Minicard (C4L) (C4M) PCMCIA (thin removable (C6F) Java Just-in-Time (C28B) Camera functionality cards, i.e., **IA64 Compilers** (C28C) (C4N) memory, modern, network, Optimization (C28D) (C40) (C4P) Firmware Hub (FWH) Circuits (C29) Security Magnetics (bubble (C7) New Logic Family (C29A) (C4Q) Small Block memories) Buffers Data Path (C298) FDI (C4R) _ Chipsets (C30) ___ Memory Control (Ca) (C4S) (C4T) Interface Packaging/Mounting/ (C9) (C3QA) (C3QB) Connector Connector Bridging Cell Phone (C4U) (C10) Logic (C30C) Charge Pump (C4V) Neural Design Tools (C31) (C11)

Miscellaneous

General Memories

Redundancy

Rambus-compatible

(C4W)

(C5)

(CSA)



Audio

Microprocessor

(C31A)

(C31B) (C31C)

(C31E)

(C12)

(C13)

(C13A)

(C13B)

Circuits

Layout

Logic Validation/Test

Low Power

^{*}Mandatory for riginal patent application. File will n t be opened unless mandatory inf rmati n is provided.

• Title:

Methods for protecting 1-hot vector tags in high performance microprocessors

• Filing data:

Inventors: Nhon Quach, John Crawford, Ed Grochowski, Greg Mathews, Chakravarthy Kosaraju use in Intel Products: Used in the Montecito processor

Context of Invention:

The context of invention relates to the design of a highly reliable high performance microprocessors.

Naming convention and definition of terms: A cache that stores 1-hot vectors as tags is referred to in this disclosure as a 1-hot tag cache. Similarly, a cache that stores a 2-hot vectors as tags is referred to as a 2-hot tag cache. A 1-hot vector contains a 1 and a number of 0's in its bit pattern. A 2-hot vector contains 2 consecutive 1's and a number of 0's in its pattern. The right most bit in a 2-hot vector is called the primary bit and its left neighbor bit is called the aux bit.

Background: Modern high-performance processors include on-chip memory buffers, called caches, to speed up memory accesses. These caches often consist of a tag array and a data array. The data array store the necessary data during the execution of the program. The tag array stores the physical (or virtual in some processor) addresses of the data. For reliability reasons, these stored tags are often parity protected for error detection. In even higher performance processor (such as the McKinley processor and future IA-64 processor), the tags are actually stored as 1-hot vectors derived during the TLB lookup for address translation. The protection of these 1-hot vectors presents a great challenge since the conventional parity bit scheme does not work. In this disclosure, we describe 2 methods to protect these 1-hot vectors: the first one uses a scheme called 1-hot plus valid bit and the second one uses a 2-hot vector scheme.

The 1-hot plus valid bit scheme has the advantage that it is conceptually simple, but require a read modify write (a multi-cycle) operation on the valid bit. Area wise, it requires 1 additional word line for reading out the content of the 1 hot column. The 2-hot scheme is more complicated, but it does not require the multi-cycle operation. For certain implementation of the cell arrays, it does not require additional bit or word line.






Figure 1 A 1-hot tag cache works the same way as a conventional cache, except that the tag is a 1-hot vector.

Background on the 1-hot tag: In the 1-hot tag cache, the 1-hot vector comes from the TLB lookup. When the virtual address of a cache access is presented to the TLB during the address translation, a 1-hot bit vector (of the size of the number of entry in the TLB) will indicate which entry in the TLB data array to read out the physical address. At the same time, this 1-hot vector will be used to compare the tags (also 1-hot) stored in the cache. A match will indicate the way to read out. On a fill, this 1-hot vector (also looked up from the TLB) will be written to the tag array. Since the 1-hot vector will only indicate the page a data belongs to, on a page miss and when a new page is brought in, all the 1-hot vectors in the cache that have the same bit pattern need to be invalidated. This is referred to as a blind invalidate operation. Figure 1 demonstrates the operation of a 1-hot tag cache.

1-Hot plus parity bit protection scheme: In this scheme, each 1-hot vector is appended 1 bit at the end, serving as the Figure 2 shows how a typical taken and how it needs to be modified to implement the present invention.



Blind invalidate in a 1-hot tag cache. No interaction among the bits



Blind invalidate in a 1-hot plus valid bit: in the first cycle, the content of the column to be cleared is first read out and in the second clock, wl2 is asserted, both the 1-hot column and the valid bit will be cleared.

Figure 2 Comparison of a 1-hot and a 2-hot tag cache.

Operation of the 1-hot tag cell array: The operation of the 1-hot tag array is as follows:

- Read operation: wl0 or wl1 is asserted to read out the content of the bits in the array on the bit line bl0 or bl1.
- Write operation: a write operation is performed in 2 phases. On the first phase, one or both bit lines (bl0 and bl1) are grounded and one or both word lines (wl0 or wl1) are asserted. This forces all the bit in the selected row to be 1. On the second phase, wl2 and bl2 will be asserted. The data are indicated by the bl2 lines in an inverted form. That is, the locations where a 1 will be written will have a bl2 equal to 0. In this way, all bits are cleared to zero except that one that we want to store a 1.

by the bc signature inverted form.

In the 1-hot plus valid bit scheme, 1 bit will be added to the 1-hot vector, serving as the valid bit. On a read, the valid bit will be accessed at the same time as the 1-hot vector. If the valid bit is set, the 1-hot vector is considered valid; otherwise, the 1-hot vector is considered invalid. The valid bit will be cleared on a blind invalidate as the 1-hot bit. The detailed operation of the 1-hot plus valid bit is described below.

(Note: the disadvantage of this scheme is that the added read port via wl3 will be very slow since wl0 and wl1 travel only 8 bits and wl3 must travel 32 bits. Also, the cells must now perform a read on both ports. The device sizes must be larger).

Operation of the 1-hot plus valid bit:

- Read operation: same as the 1-hot scheme. The valid bit is accessed as the same time as the 1-hot vector. A 1-hot vector that does not have the valid bit set is considered a soft error event and vectored into the error recovery firmware code. In this case, the FW will invalidate the entire cache.
- Write operation: same as the 1-hot scheme. The valid bit will be written at the same time as the 1-hot vector.
- Blind invalidate: This is performed in 2 cycles. In the first cycle, the 1-hot vector is indicated by the nbl2 bit lines. The word line wl2 is NOT asserted. The data in the column that is indicated by the 1-hot vector will be read out. In the second clock, the nbl2 lines continues to be asserted, the wl2 word lines will be turned on. This will clear both the 1-hot vector and the valid bit.

2-hot vector protection scheme: In this scheme, we convert the 1-hot vector to a 2 hot vector. This is done by local logic in the cache tag during the write operation of the 1-hot vector into the tag. During the read out, the 2-hot vector is automatically converted back to a 1-hot vector. In this way, the accesses of the cache works identically to the 1-hot tag cache. The conversion from 1-hot to 2-hot vector can be easily done. Figure 3 shows how a 2-hot tag cache works. It is similar to a 1-hot tag cache, but a 2-hot tag cache store 2-hot vectors, rather than 1-hot vectors.






Figure 3 A 2-hot tag cache works the same way as a 1-hot cache, except that the tag is a 2-hot vector.



Blind invalidate in a 1-hot tag cache. No interaction among the bits




Blind invalidate in a 2-hot tag cache. A bit looks at its right neighbor blind clear signal (bc) and its left and right neighboring bits.


Figure 4 Comparison of a 1-hot and a 2-hot tag cache.

Operations of the 2-hot tag cache: The operation of the 2-hot tag array is again shown in Figure 4.

- Read operation: same as the 1-hot tag array case.
- Write operation: same as the 1-hot tag array case, except that the data will be a 2-hot vector, rather than a 1-hot vector.



Blind invalidate in a 1-hot tag cache. No interaction among the bits



Blind invalidate in a 2-hot tag cache. A bit looks at its right neighbor blind clear signal (bc) and its left and right neighboring bits.

Figure 4 Comparison of a 1-hot and a 2-hot tag arrays that use a differential write scheme

Generalization: the 2-hot scheme can be extended to a 3-hot vector to protect errors in 2 consecutive bits. Also, other bit patterns other than 2-hot may be used depending on the type of the errors one is trying to protect against.

The scheme described above minimizes global routing at the expense of local interconnect and transistors. Other schemes may use a multiple clock blind invalidation scheme by using a different signal for invalidating the aux bit.

• Advantage:

speed, and simplicity. I scheme can also be extended to pouble bit errors.

• Value to Intel:

This feature allows Intel to build more robust processors in the future. Specifically, this scheme will be used in the Montecito processor.



UNITED STATES DEPARTMENT OF COMMERCE Patent and Trademark Offic

ASSISTANT SECRETARY AND COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

JUNE 25, 2001

PTAS

KENYON & KENYON JOHN C. ALTMILLER 1500 K STREET, N.W., SUITE 700 WASHINGTON, DC 20005-1257



101680418A

UNITED STATES PATENT AND TRADEMARK OFFICE NOTICE OF RECORDATION OF ASSIGNMENT DOCUMENT

THE ENCLOSED DOCUMENT HAS BEEN RECORDED BY THE ASSIGNMENT DIVISION OF THE U.S. PATENT AND TRADEMARK OFFICE. A COMPLETE MICROFILM COPY IS AVAILABLE AT THE ASSIGNMENT SEARCH ROOM ON THE REEL AND FRAME NUMBER REFERENCED BELOW.

PLEASE REVIEW ALI, INFORMATION CONTAINED ON THIS NOTICE. THE INFORMATION CONTAINED ON THIS RECORDATION NOTICE REFLECTS THE DATA PRESENT IN THE PATENT AND TRADEMARK ASSIGNMENT SYSTEM. IF YOU SHOULD FIND ANY ERRORS OR HAVE QUESTIONS CONCERNING THIS NOTICE, YOU MAY CONTACT THE EMPLOYEE WHOSE NAME APPEARS ON THIS NOTICE AT 703-308-9723. PLEASE SEND REQUEST FOR CORRECTION TO: U.S. PATENT AND TRADEMARK OFFICE, ASSIGNMENT DIVISION, BOX ASSIGNMENTS, CG-4, 1213 JEFFERSON DAVIS HWY, SUITE 320, WASHINGTON, D.C. 20231.

RECORDATION DATE: 04/05/2001

REEL/FRAME: 011684/0617

NUMBER OF PAGES: 6

BRIEF: ASSIGNMENT OF ASSIGNOR''S INTEREST (SEE DOCUMENT FOR DETAILS).

ASSIGNOR:

QUACH, NHON,

DOC DATE: 03/28/2001

ASSIGNOR:

CRAWFORD, JOHN

DOC DATE: 03/29/2001

ASSIGNOR:

MATHEWS, GREG S.

DOC DATE: 03/28/2001

ASSIGNOR:

GROCHOWSKI, EDWARD

DOC DATE: 03/30/2001

ASSIGNOR:

KOSARAJU, CHAKRAVARTHY

DOC DATE: 03/28/2001

ASSIGNEE:

INTEL CORPORATION
2200 MISSION COLLEGE BOULEVARD
P.O. BOX 58119
SANTA CLARA, CALIFORNIA 95052-8119

1062901

TORINGS OF THE

011684/0617 PAGE 2

SERIAL NUMBER: 09750094

PATENT NUMBER:

FILING DATE: 12/29/2000

ISSUE DATE:

MARY BENTON, EXAMINER ASSIGNMENT DIVISION OFFICE OF PUBLIC RECORDS FORM PTO-1595 (Rev. 6-93)

04-19-2001

	113 ONLY	101680418				
To the Honorable Commission Patents and Trademark	s: Please record the attach	ed original documents or copy thereof				
Name of conveying party(ies):	1	s of receiving party(ies):				
Nhon Quach, John Crawford, Greg S. Mathews, Edward Grochowski and Chakravarthy Kosaraju Additional name(s) of conveying party(ies) attached? □Yes ⊠No 3. Nature of conveyance: 4 -5 -0	Name: Internal Address: Street Address:	Intel Corporation 2200 Mission College Boulevard P.O. Box 58119 Santa Clara, CA 95052-8119				
[™] Assignment	Additional name(s) & address(es) attached? □Yes ⊠No					
□ Other						
Execution Date: 03/28/01, 03/29/01, 03/28/01, 03/30/01 and 03/28/01						
4. Application number(s) or patent number(s);						
If this document is being filed together with a new application, the execution date of the application is: 09/750,094 A. Patent Application No.(s) B. Patent No.(s) Additional numbers attached: Yes No						
5. Name and address of party to whom correspondence concerning document should be mailed:	6. Total number of applications and patents involved:					
John C. Altmiller Kenyon & Kenyon 1500 K Street, N.W., Suite 700 Washington, DC 20005-1257	7. Total fee (37 CFR 3.41)\$40.00 □ Enclosed □ Authorized to be charged to deposit account					
	8. Deposit account number: 11-0600					
	(Attach duplicate copy of this page if paying by deposit account)					
18/2001 DBYRNE 00000235 110600 09750094 DO NOT US FC:581 40.00 CH	SE THIS SPACE	40E				
9. Statement and signature. To the best of my knowledge and belief, the foregoing true copy of the original document.	information is true and c	orrect and any attached copy is a				
John C. Altmiller Name of Person Signing Signature	W.	<u>April 5, 2001</u> Date				
Total number of pages including cover sheet: 6						
OMB No. 0651-0011 (exp. 4/94)						

In consideration of good and valuable consideration, the receipt of which is hereby acknowledged, we hereby sell, assign, and transfer to Intel Corporation, a corporation of Delaware, having a principal place of business at 2200 Mission College Blvd., P.O. Box 58119, Santa Clara, California 95052-8119, ("Assignee"), and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States and all foreign countries, in and to any and all improvements that are disclosed in the application for the United States patent entitled

Circuit and Method for Protecting 1-Hot and 2-Hot Vector Tags In A Cache In High Performance Microprocessors

and in and to said application and all divisional, continuing, substitute, renewal, reissue, and all other patent applications that have been or shall be filed in the United States and all foreign countries on any of said improvements; and in and to all original and reissued patents that have been or shall be issued in the United States and all foreign countries on said improvements; and in and to all rights of priority resulting from the filing of said United States application;

agree that said Assignee may apply for and receive a patent or patents for said improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all divisional, continuing, substitute, renewal, reissue, and all other patent applications on any and all said improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to said Assignee, its successors, assigns, and representatives all facts known to the undersigned relating to said improvements and the history thereof; and generally assist said Assignee, its successors, assigns, or representatives in securing and maintaining proper patent protection for said improvements and for vesting title to said improvements, and all applications for patents and all patents on said improvements, in said Assignee, its successors, assigns, and legal representatives; and

covenant with said Assignee, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

Each Inventor: Please Sign and Date Below:

3/28,₂₀₀

Nhon Quach

Assignment Document Return Address: KENYON & KENYON 1500 K Street, N.W., Suite 700 Washington, D.C. 20005-1257

In consideration of good and valuable consideration, the receipt of which is hereby acknowledged, we hereby sell, assign, and transfer to Intel Corporation, a corporation of Delaware, having a principal place of business at 2200 Mission College Blvd., P.O. Box 58119, Santa Clara, California 95052-8119, ("Assignee"), and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States and all foreign countries, in and to any and all improvements that are disclosed in the application for the United States patent entitled

<u>Circuit and Method for Protecting 1-Hot and 2-Hot Vector Tags</u> <u>In A Cache In High Performance Microprocessors</u>

and in and to said application and all divisional, continuing, substitute, renewal, reissue, and all other patent applications that have been or shall be filed in the United States and all foreign countries on any of said improvements; and in and to all original and reissued patents that have been or shall be issued in the United States and all foreign countries on said improvements; and in and to all rights of priority resulting from the filing of said United States application;

agree that said Assignee may apply for and receive a patent or patents for said improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all divisional, continuing, substitute, renewal, reissue, and all other patent applications on any and all said improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to said Assignee, its successors, assigns, and representatives all facts known to the undersigned relating to said improvements and the history thereof; and generally assist said Assignee, its successors, assigns, or representatives in securing and maintaining proper patent protection for said improvements and for vesting title to said improvements, and all applications for patents and all patents on said improvements, in said Assignee, its successors, assigns, and legal representatives; and

covenant with said Assignee, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

Alm by

Each Inventor: Please Sign and Date Below:

<u>3-29-2001</u>, 2001

Assignment Document Return Address: KENYON & KENYON 1500 K Street, N.W., Suite 700 Washington, D.C. 20005-1257

DC01 362356 v 1

In consideration of good and valuable consideration, the receipt of which is hereby acknowledged, we hereby sell, assign, and transfer to Intel Corporation, a corporation of Delaware, having a principal place of business at 2200 Mission College Blvd., P.O. Box 58119, Santa Clara, California 95052-8119, ("Assignee"), and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States and all foreign countries, in and to any and all improvements that are disclosed in the application for the United States patent entitled

Circuit and Method for Protecting 1-Hot and 2-Hot Vector Tags In A Cache In High Performance Microprocessors

and in and to said application and all divisional, continuing, substitute, renewal, reissue, and all other patent applications that have been or shall be filed in the United States and all foreign countries on any of said improvements; and in and to all original and reissued patents that have been or shall be issued in the United States and all foreign countries on said improvements; and in and to all rights of priority resulting from the filing of said United States application;

agree that said Assignee may apply for and receive a patent or patents for said improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all divisional, continuing, substitute, renewal, reissue, and all other patent applications on any and all said improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to said Assignee, its successors, assigns, and representatives all facts known to the undersigned relating to said improvements and the history thereof; and generally assist said Assignee, its successors, assigns, or representatives in securing and maintaining proper patent protection for said improvements and for vesting title to said improvements, and all applications for patents and all patents on said improvements, in said Assignee, its successors, assigns, and legal representatives; and

covenant with said Assignee, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

Gregory SM/2

Each Inventor: Please Sign and Date Below:

Assignment Document Return Address:

KENYON & KENYON 1500 K Street N W Suite

1500 K Street, N.W., Suite 700 Washington, D.C. 20005-1257

In consideration of good and valuable consideration, the receipt of which is hereby acknowledged, we hereby sell, assign, and transfer to Intel Corporation, a corporation of Delaware, having a principal place of business at 2200 Mission College Blvd., P.O. Box 58119, Santa Clara, California 95052-8119, ("Assignee"), and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States and all foreign countries, in and to any and all improvements that are disclosed in the application for the United States patent entitled

<u>Circuit and Method for Protecting 1-Hot and 2-Hot Vector Tags</u> <u>In A Cache In High Performance Microprocessors</u>

and in and to said application and all divisional, continuing, substitute, renewal, reissue, and all other patent applications that have been or shall be filed in the United States and all foreign countries on any of said improvements; and in and to all original and reissued patents that have been or shall be issued in the United States and all foreign countries on said improvements; and in and to all rights of priority resulting from the filing of said United States application;

agree that said Assignee may apply for and receive a patent or patents for said improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all divisional, continuing, substitute, renewal, reissue, and all other patent applications on any and all said improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to said Assignee, its successors, assigns, and representatives all facts known to the undersigned relating to said improvements and the history thereof; and generally assist said Assignee, its successors, assigns, or representatives in securing and maintaining proper patent protection for said improvements and for vesting title to said improvements, and all applications for patents and all patents on said improvements, in said Assignee, its successors, assigns, and legal representatives; and

covenant with said Assignee, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

Each Inventor: Please Sign and Date Below:

3-30

Assignment Document Return Address: KENYON & KENYON 1500 K Street, N.W., Suite 700 Washington, D.C. 20005-1257 Edward Grochowski

In consideration of good and valuable consideration, the receipt of which is hereby acknowledged, we hereby sell, assign, and transfer to Intel Corporation, a corporation of Delaware, having a principal place of business at 2200 Mission College Blvd., P.O. Box 58119, Santa Clara, California 95052-8119, ("Assignee"), and its successors, assigns, and legal representatives, the entire right, title, and interest for the United States and all foreign countries, in and to any and all improvements that are disclosed in the application for the United States patent entitled

Circuit and Method for Protecting 1-Hot and 2-Hot Vector Tags In A Cache In High Performance Microprocessors

and in and to said application and all divisional, continuing, substitute, renewal, reissue, and all other patent applications that have been or shall be filed in the United States and all foreign countries on any of said improvements; and in and to all original and reissued patents that have been or shall be issued in the United States and all foreign countries on said improvements; and in and to all rights of priority resulting from the filing of said United States application;

agree that said Assignee may apply for and receive a patent or patents for said improvements in its own name; and that, when requested, without charge to, but at the expense of, said Assignee, its successors, assigns, and legal representatives, to carry out in good faith the intent and purpose of this Assignment, the undersigned will execute all divisional, continuing, substitute, renewal, reissue, and all other patent applications on any and all said improvements; execute all rightful oaths, assignments, powers of attorney, and other papers; communicate to said Assignee, its successors, assigns, and representatives all facts known to the undersigned relating to said improvements and the history thereof; and generally assist said Assignee, its successors, assigns, or representatives in securing and maintaining proper patent protection for said improvements and for vesting title to said improvements, and all applications for patents and all patents on said improvements, in said Assignee, its successors, assigns, and legal representatives; and

covenant with said Assignee, its successors, assigns, and legal representatives that no assignment, grant, mortgage, license, or other agreement affecting the rights and property herein conveyed has been made to others by the undersigned, and that full right to convey the same as herein expressed is possessed by the undersigned.

Each Inventor: Please Sign and Date Below:

28 March _ , 2001

Assignment Document Return Address: KENYON & KENYON 1500 K Street, N.W., Suite 700 Washington, D.C. 20005-1257

(1.1. Cholorener

Chakravarthy Kosaraju